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Summary 
The program CELLINEX presented in the paper finds the cellular interconnections from 
the layout of cell-structured integrated circuits. From this the logical description of the circuit is 
generated and it is checked whether the realized interconnections are permitted or not and 
whether there are trivial lacks or not. The paper describes the characteristics of the program and 
the most important algorithms. Some kinds of documentation of the results are presented. 
Introduction 
Faultless IC masks: one of the basic problems of integrated circuit 
fabrication. Debugging possible mask errors and updating the whole costly 
and time-consuming mask production unpleasantly spoils the effectiveness of 
design and construction efforts, especially by custom design circuits where 
decreased costs and short production time are basic conditions. Consequently, 
all possible methods should be used for checking masks during design work to 
avoid actual production of faulty masks. 
Final result of computer-aided layout design work consists of several 
computer-files defining the mask geometry, data of its shapes etc. The actual 
mask production is an automatic procedure: 
- a computer-controlled pattern generation of master masks from the above-
mentioned files, 
- reduction of the master mask to the final size, and the step and repeat 
procedure, 
- production of actual working mask sets. 
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All possible checking work should be done before the first step, i. e. on 
computer data files. 
Checking possibilities of layout data can be divided into two parts: 
Design-rule checking: "syntactical" control of the layout, whether all design 
rules are kept in the mask or not. This task is mostly done by special design-
rule check (DRC) programs. 
- Layout recognition: "semantical" control of the mask, whether the 
syntactically correct mask represents the wanted circuit or not. All layout 
shapes are functionally recognized: what kind of components and/or 
interconnections do they realize. 
Layout recognition is classified by the smallest, but still recognized part of the 
circuit. If this part is a component (resistor, transistor etc.), recognition work is 
done on component level. If recognition is restricted to some bigger parts of the 
circuit, typically to cells of cell-structured integrated circuits, it is called cell-
level recognition. In this case only cells and their interconnections are to be 
recognized. 
This paper presents a possible realiz~tion of the computer-aided cell-level 
recognition, the program CELLINEX (CELL INterconnection EXtraction) 
developed by our staff during the spring term of 1983. 
Characteristics of the program CELLlNEX 
The task of the program CELLINEX is layout checking of digital LSI 
integrated circuits [5]. This program has close relations to the cell-library 
maintenance program CELLIB developed by our staff earlier [4]. The 
program CELLINEX can recognize layouts consisting of cells and their 
interconnections. Layout data are handled in a general layout-oriented 
graphical language. The attention is focussed on custom- and semicustom-
design integrated circuits. The limits are: maximum 400* cells, 2000 data-paths, 
5000 shapes holding interconnection functions, 20 layers among which 
interconnection layers are at will. Both one-layer and multi-layer intercon-
nected circuits can be recognized. A very effective partitioning technique and 
carefully designed algorithms provide unusually short running time of the 
program: 4-5 minutes of CPU-time in a mega-mini machine configuration for 
the maximal size of circuits. 
Presentation of the results are planned to fulfill possibly all designer's 
requirements. Just a few examples: recognized circuits can be analyzed by 
logical simulation programs or data-pathes of the layout can be displayed on 
graphical screen. 
* now it is already 1000 
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Algorithms 
The first impression can be that the layout interconnection recognition is 
free from serious algorithmic problems. The main problems are solved by 
simple analytical geometric algorithms: polygon coincidences with windows 
etc. The essence of the problem is the tremendous set of data on which these 
simple algorithms operate. No straightforward methods can be applied: the 
data files must be kept on mass storage and the program should handle files of 
0,5-1 Mbyte in case of the most complicated layouts. 
As a consequence of big data sets, running time of so-called two-
parameter geometrical operations (e. g. finding common parts of shapes) 
increases very much, because each shape should be compared to all others. If an 
examined mask layer consists of n shapes, 
( n) = n( n - 1) '" n 
2 
2 2 "'2 (1 ) 
comparisons should be made, i. e. the quantity of required operations is 
proportional with n2 • Considering 2000 shapes, if a single comparison takes 
about 200 I!sec CPU-time, performing such a two-parameter operation should 
last for 6-7 minutes, resulting a running-time for the whole program in the 
range of hours. These difficulties give reason to detailed discussion of 
algorithmic problems. 
Partitioning technique 
Problems caused by the big quantity of shapes can be reduced by 
partitioning the layout in order to separate operations. Let us consider a layout 
of n shapes partitioned to k partitions (Fig. 1). If the distribution of shapes is 
equal among partitions and the problem of shapes cutted by partition 
boundaries is not considered, all partitions will consist of n/k shapes, and the 
quantity of needed operations: 
I 
I 
"'-~ partition 
Fig. 1. Layout partitioning 
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k (IY' ~ = ;: (2) 
i. e. k times less than in case of no partitioning. Considering our example, the 
mentioned 6-7 minutes of CPU time should decrease to a few seconds. 
To increase unlimitedly the quantity of partitions is a thoughtless 
conclusion, however. If partitions become smaller than mean shape's size, 
partition boundaries cut more and more shapes to two or even more parts, 
consequently the total number of shapes will increase, and more partitions also 
require more computer time for administration. There is an optimum after 
which more partitioning means no more advantage [2]. (Detailed expen-
mental experiences of this problem are discussed in the next part.) 
Practical problems of partitioning 
A one- or two-dimensional, fixed boundary, cutting partitioning method 
is used in the program CELUl\:EX. The quantity of partitions is given by the 
user, being maximum 16 in both of x and y directions (maximum 256 
partitions). The "fixed boundary" term means the positions of partition 
boundaries are independent from mask pattern. The term "cutting" means the 
partition boundaries cut into parts the intersecting shapes. 
The algorithm of partitioning is presented on Fig. 2. All operations are 
performed first for vertical partition boundaries. S~eps of the algorithm are as 
follows: 
In all points. where a polygon edge cuts a partition boundary, two 
excess polygon vertices are marked out with same coordinate data. 
One of the new vertices belongs to the partition in one side of the 
boundary, while the other one to the other (Fig. 2.b). 
partition 
boundaries I 
;/----1 
a) 
I I 
tsn3 
excess 
vertices 
b) 
1 
1 
c) 
Fiy. 2. Explanation of the partitioning algorithm. Pairs or excess vertices arc actually situated at 
same coordinate points. here they are separated only ror demonstrational purposes 
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- Linked lists are built from all polygon vertex coordinates. 
- Y -direction order of excess vertices are determined along all partition 
boundaries. 
- Forward pointers of back excess neighbouring vertices are exchanged 
(Fig. 2.c). 
Horizontal partition boundaries are treated the same way. 
Special attention is paid to shapes having vertices or edges on exact 
partition boundaries, making the partition algorithm more complex. An 
additional problem: if edges are permitted on exact partition boundaries, 
A 
I 
I 
1 
1\,- partition boundary 
Fig. 3. If the contiguity of shapes are examined only inside the partitions. the contact A cannot be 
recognized 
recognition of adjoining shapes is no more partition-local problem (see the case 
in Fig. 3). To avoid difficulties the following solution was chosen. All shape 
coordinates are integer numbers (graphical mask-description languages use 
grid for the possible coordinate values). Internal data structures of the program 
CELLINEX double the density of this grid all vertex coordinates are 
multiplied by two, consequently all values will be even numbers. If partition 
boundaries are put to odd coordinate values, no shapes will have edges or 
vertices on partition boundaries. 
Sorting 
It is advisable to sort partitioned shapes, based upon the order of 
partitions. Result of this sorting is the file of ordered partitioned shapes 
consisting of the shapes and contact windows data of the ordered partitions. 
While processing partition data the records of this file are sequentially read to a 
big (80 kbyte) main memory buffer. Linked lists are generated to chain different 
mask levels before further processing. 
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The algorithm of "point in a polygon" 
This algorithm is very important. Its task: to determine whether a point is 
inside (or on the border) of a polygon, or outside. The algorithm is of double 
importance: first of all this is the key of recognizing electrical contacts of two 
polygons via contact windows. (All windows are represented with their centre 
points: two polygons are considered as electrically contacted if both include the 
centre point of the same window.) Secondly, this algorithm is responsible for 
the labelling of polygons: a label text belongs to that polygon in which the 
starting point of the text is included. 
The essence of the algorithm is shown on Fig. 4. Its steps: 
- An y direction imaginary straight line is drawn through the point. 
- Intersections of this straight line and the polygon contour are 
determined. 
- If there are odd number of intersections below the point, the point is 
inside, otherwise (even intersections) outside. 
polygon 
Fig. 4. Explanation of the algorithm "point in a polygon" 
1000 
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Fig. 5. CPU times of the algorithm "point in a polygon" 
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(Excess steps processing points situated exactly on polygon contours are not 
detailed here.) . . 
CPU time statistics of a subroutine realizing this algorithm IS presented III 
Fig. 5.* Trivial cases are not included: running time of these is 50 Ilsec. 
Possibilities for simplifying the operations 
In order to quicken processing all possibilities for simplifying the operations 
are used; in some trivial cases even no operations are made. To enable 
simplifications, inner representation of polygons include 
- vertex coordinates of closing rectangles of all polygons, 
- a code-number flagging specific polygons (e. g. rectangles, orthogonal 
polygons). 
It is worth to store these few redundant data because operations can be 
simplified on their basis. Algorithms of "point in a polygon" or "adjoining 
polygons" start with the examination of the enclosing rectangle. Negative 
decisions (point being outside, separate polygons) can be done in many cases in 
this first step saving computer time etc. The program utilises most complex 
"algorithmic formulae only in case of general polygons. 
M ethod of interconnection recognition 
The first step is to discover electrically connected polygons. If polygons 
are on separate layers, electrical contacts can only be realized via windows, 
thus the "point in a polygon" algorithm is used for the contact recognition. If 
polygons are on the same layer, the "adjoining polygons" algorithm is used to 
determine if they have a contact or not. A special interconnection file is 
maintained to store discovered contacts: all contacts are represented with serial 
numbers of the two polygons in question. 
The next step is to search equipotential groups of shapes. The algorithm is 
as follows: 
- a pointer is assigned to each shape to locate the next shape in the same 
equipotential group, 
- at the beginning all shapes point to themselves (i. e. all groups consist 
of a single shape). 
- contacted shape pairs are taken from the interconnection file one after 
the other, and pointers of each pairs are exchanged. 
" All CPU time data was measured on the SEMCON configuration of Microelectronics 
Works. Budapest. 
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The algorithm contains some excess steps for handling multiple 
interconnections, loops, etc., which are not given in details here. 
After the above procedure all equipotential groups of shapes are 
discovered: the layout is recognized, only results are to be documented. 
4. Partitioning and CPU time 
Experiments were made to examine the relation between circuit size and 
CPU time needed, and to examine how the quantity of partitions influences the 
CPU time of some algorithms of the program. Basic element of the examined 
circuit was a small subcircuit consisting of three cells, 24 interconnection 
shapes, 7 windows and 20 shape labels. This subcircuit was then multiplied in 
both directions in a matrix manner to produce circuits of different sizes. At first, 
total CPU time versus circuit size was measured with (1) constant partition 
quantity, and (2) proportionally increased partition quantity with the size of 
the circuit examined. Results are plotted in Fig. 6. In case of given quantity of 
1 
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[5 1 
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Fig. 6. CPU time versus cell quantity (merge operation not included) 
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Fig. 7. CPU times of algorithms versus partition quantity 
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partitions there is a quadratic relation between CPU time and circuit size. If the 
quantity of partitions is increased, the relation is more linear. 
The next examination was made on a big circuit of 300 cells: CPU-times 
of some algorithms were examined versus increase of partition quantity. 
Results are shown in Fig. 7. It can be seen that the algorithms of label 
assignement and interconnection recognition require monotonously decreas-
ing computer time if the quantity of partitions is increased. This advantage is 
partly spoiled by increasing time consumption of the partitioning algorithm 
itself. The total CPU time has an optimal, minimal value at about the partition 
quantity of 100. Note the importance of distribution of a given partition 
quantity between x and y direction partitioning: best results were obtained if 
partition quantity was about the same in both directions, in conformity with 
earlier theoretical discussion of the problem [3]. 
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5. Docun entation of results 
Results of layout recognition can be used in a wide variety of forms to 
check the layout. The program CELLINEX supports as much checking 
methods as possible. 
Errors, warnings 
The recognition can discover specific layout errors which are definitely 
due to designer's mistakes. These errors are flagged with error messages. In 
other cases there is only a probability of an error: then warnings are printed. 
Typical irregularities flagged by the program: 
- unused window, 
open cell-output, 
loop in an equipotential group of shapes, 
- short-circuit (supply voltage to cell output etc.) 
functional irregularities in the interconnection of cells (no cell input 
connected to signal path, more not tri-state outputs connected), 
useless parts in layout (shapes connected to a single cell or to no cells). 
Cell listing 
Printout is shown on Fig. 8 (for a single cell). Cell outputs with labels and 
a character code referring to their function are listed, together with their 
interconnections. 
1-JUL-83 CELL INTEFCCN~ECTIOh EXTRACTIC~ oRJGRAM PAGE: 10 
================================================================================ 
1. 
2. 
3. 
~. 
5. 
6. 
CELL LISTING 
D:;SIG~ FILE N~~E= CELL 
RELATED I~TEqCO~SECTIO~S= 
C"LL ~ODES 
TY?E IDENTHER 
HP+ BE1 
HP+ bE2 
CL T+ CUT P 
JG';j- HP F 
uCD- TAP F 
'.it\o- FOLD 
INTEQCOr.NECTION 
NO. IDENTIFIER 
1. ~ASCDIK 
2. ELse eEM 
3. 
40. 
41. 
42. 
Fiy. 8. Cell listing printout detail 
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I nterconnection listing 
This is the inverse of cell listing (Fig. 9). All interconnections are listed: 
which are the cells and how they are connected to them. 
I~TE~CJh~f~TIC~ LISTI~G 
... 
)~SI3~ FIL~ '~ME= C~LL 
[~Tc~CJh~iCTICN ~C.~ 31 
C :: L L 
t\ J. f'.c Att:: 
21. 
~ C C E 
TYPE IDENTIFIER 
3. JLTt CUT? 
~J I~?LT :R T~I-STATE 110 ca~NECTED TO 
T~E TqE~ 3EI~G ~CT UOD,JGG,USS,GND 
Q\lY A SINGLE C~lL PI~ IS CO~NECTED 
T0 THIS TREi' 
Fiy. 9. Interconnection listing printout detail 
Data-path discovering 
The user has a possibility to follow a logical signal through succeeding 
cells. Starting cell and depth of discovering are to be given by the user. Results 
of documentation are shown in Fig. 10. The subroutine realizing this kind of 
documentation searches the outputs of the starting cell, then searches cells 
connected with their inputs to the starting cell's outputs, etc. The procedure can 
be done both in forward and reverse directions (relative to the signal-flow). 
Graphical interactive data-path discovering 
The former procedure can be done on a graphical display. The layout, or 
part of it, but only outlines of the cells are displayed. By putting the cursor to 
the starting cell, all of its forward (or reverse) interconnection paths will be 
graphically shown. Repeating the procedure any data paths can be traced (Fig. 
11 ). 
1 -J UL-<;3 CeLL l~TERCON~ECTIJ~ EXTRACTION PROGRAM PAGE= 7 
====~================================================= ========================== 
SIG~AL-FLO# PATh DISCOVE~ING 
D"SIG~ FILE: CELL 
DrRtCTIJ~= FOrtWARD 
PRI~TOUT CODE: --(IIIII222/AAflAAA 
I~lTIAl CEU 
147/~~OR2 
(CJTPI-----(3E 1 
I 
r 
I 
( OCOOI---
( 
( OCOO)---
1ST DEFTH 
1176/.NOR2 
(OUTP)-----(EEl 
---(BE2 )17S/~AND2 
DEf-TH= 5 STAGE 
wHERE 1111= CELL INPUT NODE LABEL 
0000= CELL CUTPUT NODE LABEL 
AAAAAA= CELL NAME 
2U= CEll NO. 
21\0 jEPTH 
)177/W~JR2 
(OUTP)-----( 3E1 
I 
I 
I 
1 
I 
---(BEZ 
3RD D"PTH 
)Z06/WNCRZ 
(OUTP)-----(BEl 
)Z05/I<ANDZ 
(OUTP)-----(B"Z 
(JUTP)-----(22Z )177/#NJR2 
(CuIP) -----( BE 1 
I 
I 
I 
I 
I 
)206/bNORl 
(OUTP)-----(BEl 
---(BEZ )Z05/WANDZ 
(OLTP)-----(BE2 
Fiy. 10. LP printout of data path discovering 
4TH DEPTH 5TH DEPTH 
)Z07/WI\OR2 
(OUTP)-----(BEl )236/WNOR2 
I 
---(eEZ )235/WAND2 
)207/WNORl 
(OUTP)-----(BEl )236/WNOR2 
I 
-~-(BEZ )235/WAND2 
)Z07/WhORl 
(OUTP)-----(BEl )236/WNORZ 
I 
---(BEZ )235/WAND2 
)2G7/WNOR2 
(CUTP)-----CBEl )236/WNOR2 
I 
---(BEl )235/WAND2 
~ 
c: 
'" N t>;. 
>: 
t>; 
,... 
..., 
~ 
" 
" :C~'I"""'no 
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CELLINEX 
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DESIGN FIL£ NAME'OKTa4 
Fig. 11. Data path discovering on graphical screen 
Generation of logical circuit description 
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The program generates logical circuit descriptions of recognized circuits 
according to the requirements of logical simulation program LOBSTER [6]. 
Needed logical descriptions of present cells are extracted from the cell library, 
maintained by the program CELLIB [4]. The logical description 
- can be compared to that given by the user, 
- can be simulated by the program LOBSTER. 
Generation of layout statistics 
All essential statistics of examined layouts are printed out, i.e. 
- quantities of shapes, windows, signal-paths, . 
- quantities of cells and cell types, 
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maximal and average number of shape vertices, 
- maximal and average values of x and y lengths of shapes, 
- distribution of shapes among the partitions etc. 
Improvements 
The program CELLINEX has been used since July 1983 at the 
Microelectronics Works, Budapest. Possible planned improvements: 
- expansion to bigger quantities of cells (max. about 1000, instead of the 
present 400). 
- Calculation of parasitic capacitances. If parasitic capacitances of intercon-
nection areas are calculated, timing verification can be done for the circuits 
designed. 
Of course, further experiences may advise more improvements to be 
realized in the program. 
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